Junction field effect transistors (JFET) are fabricated on a GaN epitaxial structure grown by metal organic chemical vapor deposition (MOCVD). The DC and microwave characteristics of the device are presented. A junction breakdown voltage of 56 V is obtained corresponding to the theoretical limit of the breakdown field in GaN for the doping levels used. A maximum extrinsic transconductance (g,) of 48 m S / m and a maximum source-drain current of 270 d m m are achieved on a 0.8 pm gate JFET device at V,,=l V and V,,,=15 V. The intrinsic transconductance, calculated from the measured g , and the source series resistance, is 81 mS/mm. The fT and fmax for these devices are 6 GHz and 12 GHz, respectively. These JFETs exhibit a significant current reduction after a high drain bias is applied, which is attributed to a partially depleted channel caused by trapped hot-electrons in the semi-insulating GaN buffer layer. A theoretical model describing 1 the current collapse is described, and an estimate for the length of the trapped electron region is given.
DISCLAIMER
A Si-doped n-GaN channel, a 60A undoped GaN, and a 500 A Mg-doped p-GaN' contact layer were grown at 1040 "C. A Mg doping concentration of 5x10'' cm-3 was estimated. After the growth, the sample was annealed at 850 "C for 15 sec in a N, ambient to drive out the compensating hydrogen and activate the Mg dopant. Hall measurement was used to determine the free carrier concentrations in the p-type, n-type, and SI-GaN epi-layers. According to the doping concentrations, a depletion width of 15 A at the p-GaN side of the junction was calculated, which was much smaller than the p-GaN thickness. Therefore the effect of the buried n-GaN on the Hall measurement of p-GaN was negligible. The samples used for Hall measurement on n-and SI- GaN were etched down to each corresponding layer using inductively coupled BC1,IClJAr plasmas. The measured free carrier concentration in the p-GaN, n-GaN, and SI-GaN were 1 . 3~1 0 '~ ~m -~, 2.4~10" ~m '~, and 6 . 1~1 0 '~ ~m -~, respectively. The electron mobility in the n-GaN active layer was 270 cm'N-sec.
The device fabrication process began with mesa isolation etching in an inductively coupled BCl,/CIJAr plasma. Next, a gate metal of Ni/Au/Ni (300 k2500 k 1 0 0 0 A) was e-beam evaporated on top of the mesa. The top 1000 A of Ni served as a mask for the following sourcedrain etching. The self-aligned source-drain etching was performed in an inductively coupled BClJClJAr plasma to remove the p-GaN layer and expose the n-GaN in the source and drain region for ohmic contacts. In order to minimize the ion induced damage to the material, a low DC bias plasma etch recipe was used. The plasma conditions were -75 V DC bias, 500 W ICP source power, 2 mTorr pressure, and 8 sccm/32 sccm/5 sccm BC13/C12/Ar flow rate. The etch depth was 760 A and the etch rate was 950 &min. Finally, TYAl (300 a2500 A) was e-beam evaporated to form the source and drain ohmic contacts. All metal patterns were defined using a lift-off process.
The sample was exposed to an oxygen plasma to remove residual photoresist followed by a 15 seconds NH,OH:DI (1:20) rinse immediately prior to metal evaporation to ensure good contact between the metal and semiconductor. Post-metallization annealing was not performed. A transmission line method (TLIvl) measurement showed an as-deposited source and drain ohmic contact resistance of 4.2 Q-m, a specific contact resistance of 5x105 sZ-cm2, and a sheet resistance of 4700 Usquare. These values were relatively large, possibly due to the thin n-GaN active layer and overetched source and drain region. Several different size devices were fabricated for this study, with gate lengths of 0.8 and 1.2 pm, and gate widths of 50, 100, 150, and 200 pm. To further understand the effect that the trapped electrons have on the channel region, I,, is analyzed according to the device picture in fig. 6 . At low drain bias (4 V), the transistor is below saturation and the current is limited by R,, R,, and the channel resistance, RcH. Since the channel is partially depleted by the trapped electrons, a lower channel conductance is obtained, resulting in a smaller slope in the dashed IDs-VDs curves as compared to the solid ones in fig. 5 . Above the knee voltage, it is assumed that the channel region consists of a velocity-saturated section in parallel with a space-charge-limited current region formed by electrons trapped in the GaN buffer.
DC AND RF RESULTS AND DISCUSSION
The latter current flow mechanism is evidenced by the nearly constant output conductance between the knee voltage and V,,=25 V and is described by the Mott-Gurney law including velocity saturationP where Wis the gate width, E is the dielectric constant, and ddep and L , (shown in fig. 6 ) are the length and width, respectively, of the depletion region due to trapped electrons. The assumption of velocity saturation is justified because an average electrical field of 100 kV/cm, which is close to the field corresponding to the peak electron drift velocity in GaN,' is found from a VDSat=8 V and a Next, a theoretical model is described that permits an estimate of Ld, using measured DC I-V characteristics. The output conductance for V, , > VDsar can be found by differentiating (l), and the thickness, ddcp, is determined from the following equation which uses the difference in I, ,
at the knee voltage before and after current collapse:
where IDS=qNDWhvsaf for a velocity saturated FET is used, and the l/(l-gmRs) term accounts for the reduction in I,, due to the source resistance. Then Ldep is found by substituting eq. (3) into eq.
Assuming an E of 9 . 5~~,~~ an Ldep of 0.14 pm is estimated by fitting the V, , =O V curves to the above equation. The fact that Ldep is much smaller than the gate length corroborates the assumption above that the trapped electrons in the buffer are non-uniformly distributed. It is much more difficult to estimate ddep since we do not have an accurate value for v, , from the ft measurement due to the series resistances.
CONCLUSION
In summary, JFETs were fabricated on an epitaxially grown GaN p-n junction. These devices exhibited excellent pinch-off and a breakdown voltage that agreed with theoretical predictions. An extrinsic transconductance of 48 mS/mm was achieved with a maximum I,, of 270 d m m . The microwave measurement showed an fr of 6 GHz and an fm of 12 GHz. A breakdown voltage of 56 V was achieved, although by reducing the doping concentration in the n-GaN active channel, a higher breakdown voltage can be expected. Drain current collapse was observed in these devices after a high drain bias was applied. This effect can be explained by the formation of a depleted layer at the channel-buffer interface due to trapped electrons. Assuming saturated velocity conditions, an estimate of the lengh of this space-charge region was made based on the Mott-Gurney law and the extent of the current decrease after high V, , was applied. 
FIGURE CAPTIONS

